課程資訊
課程名稱
電子設計自動化導論
Introduction to Electronic Design Automation 
開課學期
105-2 
授課對象
電機資訊學院  電機工程學系  
授課教師
江介宏 
課號
EE3012 
課程識別碼
901 33700 
班次
 
學分
3.0 
全/半年
半年 
必/選修
選修 
上課時間
星期一2,3,4(9:10~12:10) 
上課地點
電二225 
備註
總人數上限:50人 
Ceiba 課程網頁
http://ceiba.ntu.edu.tw/1052EE3012_EDA 
課程簡介影片
 
核心能力關聯
核心能力與課程規劃關聯圖
課程大綱
為確保您我的權利,請尊重智慧財產權及不得非法影印
課程概述

1. Introduction

History, VLSI design flow, etc.

2. Basics of Computation Theory and Mathematical Optimization


3. Models of computation

Finite state machines, automata, Kahn process network, Petri-nets, etc.

4. High-level synthesis

Design space exploration, resource sharing, etc.

5. Logic synthesis

Technology independent optimization, technology mapping, technology dependent optimization, timing and power analysis, etc.

6. Verification

Combinational and sequential equivalence checking, property checking, etc.

7. Physical design

Floorplanning, placement, routing, etc.

8. Testing

Combinational and sequential ATPG, design for test, etc.

9. Simulation

Numerical techniques, device modeling, switch-level and logic-level simulation, etc.

 

課程目標
Electronic Design Automation (EDA) concerns the correctness, reliability, productivity, and optimization of system construction. It is an interdisciplinary field, where electrical engineering and computer sciences intersect. In EDA, theoretical computer science (including algorithms, complexity, automata, logic, programming languages, etc.) finds rich and practical applications. On the other hand, some of the techniques developed in the EDA community have been much enhanced the state-of-the-art solvers on intractable problems. In this course we will study some representative problems and solutions making VLSI design an automatic process. In particular, we will cover system modeling, optimization, analysis, and verification.
 
課程要求
Prerequitite:

Switching circuits and logic design


Grading:

Homework 32%
Midterm Exam 30%
Fianl Quiz 10%
Project 25%
Participation 3% 
預期每週課後學習時數
 
Office Hours
 
指定閱讀
 
參考書目
Textbook: Electronic Deisng Automation: Synthesis, Verification, and Test, Laung-Terng Wang, Kwang-Ting (Tim) Cheng, and Yao-Wen Chang, editors, Morgan Kaufmann Publishers, 2009.

Reference: Course handouts.

 
評量方式
(僅供參考)
   
課程進度
週次
日期
單元主題
第1週
02/20  Introduction 
第2週
02/27  -- (Holiday) 
第3週
03/06  Computation and Optimization 
第4週
03/13  Models of Computation 
第5週
03/20  High-Level Synthesis 
第6週
03/27  Logic Synthesis (1) 
第7週
04/03  -- (Holiday) 
第8週
04/10  Logic Synthesis (2) 
第9週
04/17  Logic Synthesis (3) 
第10週
04/24  Midterm Exam 
第11週
05/01  Verification (1) 
第12週
05/08  Verification (2) 
第13週
05/15  Verification (3); ABC Tutorial 
第14週
05/22  Physical Design (1) 
第15週
05/29 (moved to 06/03)  Physical Design (2) 
第16週
06/05  Physical Design (3) 
第17週
06/12  Testing 
第18週
06/19  Final Quiz 
第19週
06/26  Project Presentation